

Dual Channel Synchronous Buck PWM Controller for SMPS

### Features

- Single 12V Power Supply Required
  - Excellent Output Voltage Regulation
    - 1.0V±0.8% Internal Reference Over Line and Temperature
- Simple Single Loop Control Design
   Voltage Mode PWM Control
- · 0~100% Duty Ratio
- Programmable Frequency Range from 50kHz to 400kHz (Constant 50kHz when Floating)
- Integrated Soft-Start and Soft-Off (Patent Pending)
- · Support Pre-Biased Power-On
- Both Channel with 180° Phase Shift
- · Integrated Boot-Strap Diode
- Over-Current Protection
  - Sense High Side MOSFET's R
- 120% Over-Voltage Protection
- 50% Under-Voltage Protection
- Over-Temperature Protection
- Available in SOP-20, TSSOP-20 and TSSOP-20P Packages
- Lead Free and Green Devices Available (RoHS Compliant)

### **Applications**

· SMPS

### **General Description**


The APW7159C is a dual channel voltage mode and synchronous PWM controller which drives dual N-channel MOSFETs. The two channels are operated with 180 degree phase shift.

The device integrates all of the control, monitoring, and protecting functions into a single package; provides two controlled power output with over-voltage, overtemperature, and over-current protections.

The APW7159C provides excellent regulation for output load variation. The internal 1.0V temperature-compensated reference voltage provides high accuracy of 0.8% over line and temperature. The device includes a 50kHz free-running triangle-wave oscillator that is adjustable from 50kHz to 400kHz.

The APW7159C has been equipped with excellent protection functions: POR, OCP, UVP, and OVP protections. The Power-On-Reset (POR) circuit can monitor the VCC and OCSET voltage to make sure the supply voltage exceeds their threshold voltage while the controller is running. The Over-Current Protection (OCP) monitors the output current by using the voltage drop across the high side MOSFET's  $R_{DS(ON)}$ . When the output current reaches the trip point, the controller will be latched. Under-Voltage Protection(UVP) and Over-Voltage Protection (OVP) monitor the FB voltage to protect APW7159C from burnout when output voltage. The APW7159C is available in SOP-20, TSSOP-20 and TSSOP-20P packages.

# Simplified Application Circuit





ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Copyright © ANPEC Electronics Corp. Rev. A.3 - Oct., 2019




### **Pin Configuration**





TSSOP-20P (Top view)

### **Ordering and Marking Information**



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or CI does not exceed 900ppm by weight in homogeneous material and total of Br and CI does not exceed 1500ppm by weight).

Copyright © ANPEC Electronics Corp. Rev. A.3 - Oct., 2019



## Absolute Maximum Ratings (Cont.) (Note 1)

Symbol	Pa ra mete r	Rating	Unit	
V <sub>VCC</sub>	Input Bias Supply Voltage (VCC to GND)	-0.3 ~ 16	V	
VBOOT 1/2	BOOT1/BOOT2 to PHASE1/PHASE2 Voltage	9	-0.3 ~ 16	V
	UGATE 1/UGATE2 to PHASE 1/PHASE 2	<400ns pulse width	-5 ~ V <sub>BOOT1/2</sub> +5	V
	INGALE I/OGALEZ IO PHASE I/PHASEZ	>400ns pulse width	-0.3 ~ V <sub>BOOT1/2</sub> +0.3	V
		<400ns pulse width	-5 ~ V <sub>VCC</sub> +0.3	V
	LGATE1/LGATE2 to PGND Voltage	>400ns pulse width	-0.3 ~ V <sub>VCC</sub> +0.3	V
		<400ns pulse width	-10 ~ 30	V
	PHASE1/PHASE2 to PGND Voltage	>400ns pulse width	-0.3 ~ 16	V
	RT, SS, COMP1, COMP2, FB1, FB2 to GND	Voltage	-0.3 ~ 7	V
	OCSET1, OCSET2 to GND		-0.3 ~ V <sub>VCC</sub> +0.3	V
	PGND to GND Voltage		-0.3 ~ 0.3	V
PD	Power Dissipation T <sub>A</sub> =25 <sup>o</sup> C SOP-20 TS SOP-20P TS SOP-20	1 2.2 1.1	w	
	Maxim um Junction Temperature		150	°C
T <sub>STG</sub>	Storage Temperature	-65 ~ 150	°C	
T <sub>SDR</sub>	Maxim um Lead Soldering Temperature, 10 Se	econds	260	°C

Note 1 : Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Thermal Characteristics**

Symbol	Parameter	Typical Value	Unit
	Junction-to-Ambient Thermal Resistance in Free Air (Note 2)		
0	SOP-20	100	°CW
θ <sub>JA</sub>	TSSOP-20P	45	C/W
	TSSOP-20	92	
	Junction-to-Case Thermal Resistance		
	SOP-20	12	*O.M
θ <sub>JC</sub>	TS SOP-20P	4	°CW
	TS SOP-20	20	

Note 2:  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air.

### Recommended Operating Conditions (Note 3)

Symbol	Parameter	Range	Unit
V <sub>VCC</sub>	Input Bias Supply Voltage (VCC to GND)	10 ~ 13.2	V
V <sub>IN1</sub> /V <sub>IN2</sub>	Converter Input Voltage	2 ~ 13.2	V
V <sub>OUT1</sub> /V <sub>OUT2</sub>	Converter Output Voltage	$1 \sim V_{IN1}/V_{IN2}$	V
I <sub>OUT1</sub> /I <sub>OUT2</sub>	Converter Output Current	0 ~ 30	А
T <sub>A</sub>	Ambient Temperature	-40 ~ 85	°C
TJ	Junction Temperature	-40 ~ 125	°C

Note 3 : Refer to the typical application circuit



### **Electrical Characteristics**

Unless otherwise specified, these specifications apply over  $V_N$ =12V,  $V_{OUT}$ = 3.3V and  $T_A$ = -40 ~ 85 °C. Typical values are at  $T_A$ =25°C.

0	Barrantas	Tast Osmalitisma	APW7159C			Unit	
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.		
SUPPL	Y CURRENT						
	VCC Supply Current (Shutdown Mode)	V <sub>VCC</sub> <5V, SS=GND	-	1	2	mA	
I <sub>VCC</sub>	VCC Supply Current	UGATE1/UGATE2 and LGATE1/LGATE2 open	-	5	10	mA	
POWER	R-ON-RESET (POR) AND LOCKOUT	VOLTAGE THRESHOLDS					
	Rising VCC Threshold		9	9.5	10	V	
	Falling VCC Threshold		-	4.6	-	V	
	Rising $V_{OCSET1}/V_{OCSET2}$ Threshold		-	1.6	-	V	
	Falling $V_{OCSET1}/V_{OCSET2}$ Threshold		-	1.0	-	V	
OSCILL	ATOR						
Fosc	Free Running Frequency	$R_T = NC$ , $V_{VCC} = 12V$	45	50	55	kHz	
	Programmable Frequency Range	Connect Resistor from RT to GND	45	-	400	kHz	
	Total Frequency Accuracy	Over-Temperature	-10	-	10	%	
Vosc	Ramp Amplitude (Note 4)		-	1.9	-	V	
	Duty Cycle		0	-	100	%	
REFER	ENCE VOLTAGE		1				
$V_{REF}$	Reference Voltage		-	1.0	-	V	
	Reference Voltage Tolerance	V <sub>VCC</sub> =10V~13.2V	-0.8	-	+0.8	%	
	Load Regulation (Note 4)	I <sub>OUT1</sub> = I <sub>OUT2</sub> =0A~10A	-	0.01	-	%/A	
PWM E	RROR AMPLIFIERS						
	Open Loop Gain <sup>(Note 4)</sup>	$R_L=10k\Omega$ , $C_L=10pF^{(Note 4)}$	-	88	-	dB	
	Unity-Gain Bandwidth (Note 4)	$R_L=10k\Omega$ , $C_L=10pF^{(Note 4)}$	-	15	-	MHz	
	Slew Rate (Note 4)	$R_L=10k\Omega$ , $C_L=10pF^{(Note 4)}$	-	6	-	V/µs	
	FB1/FB2 Input Current	V <sub>FB1</sub> /V <sub>FB2</sub> =1.0V	-	-	0.1	μA	
	COMP1/COMP2 Source Current	V <sub>COMP</sub> =2V	-	5	-	mA	
	COMP1/COMP2 Sink Current	V <sub>COMP</sub> =2V	-	5	-	mA	
BOOT-S	STRAP DIODE AND SOFT-START				1		
VF	Diode Forward Voltage	I <sub>F</sub> =10mA	-	0.8	-	V	
I <sub>SS</sub>	Soft-Start Charge Current		24	30	36	μA	



# **Electrical Characteristics (Cont.)**


Unless otherwise specified, these specifications apply over  $V_N = 12V$ ,  $V_{CUT} = 3.3V$  and  $T_A = -40 \sim 85$  °C. Typical values are at  $T_A = 25$ °C.

Symbol	Parameter	Test Conditions	4	Unit			
Symbol	r al ameter	Test Conditions	Min.	Тур.	Max.	Unit	
GATE D	RIVERS						
I <sub>UGATE1</sub> / I <sub>UGATE2</sub>	High Side Gate Source Current	V <sub>BOOT1</sub> =V <sub>BOOT2</sub> =12V, V <sub>UGATE1</sub> -V <sub>PHASE1</sub> = 2V N <sub>UGATE2</sub> -V <sub>PHASE2</sub> =2V	-	1.7	-	А	
	High Side Gate Sink Current	V <sub>BOOT1</sub> =V <sub>BOOT2</sub> =12V, V <sub>UGATE1</sub> -V <sub>PHASE1</sub> = 10V /V <sub>UGATE2</sub> - V <sub>PHASE2</sub> =10V	-	1.1	-	А	
I <sub>LGATE1</sub> / I <sub>LGATE2</sub>	Low Side Gate Source Current	$V_{VCC}$ =12V, $V_{LGATE1}$ = $V_{LGATE2}$ =2V	-	1.9	-	А	
	Low Side Gate Sink Current	V <sub>VCC</sub> =12V,V <sub>LGATE1</sub> =V <sub>LGATE2</sub> =10V	-	1.6	-	А	
	Dead Time 1 <sup>(Note 4)</sup>	UGATE1/UGATE2 Falling to LGATE1/LGATE2 Rising	-	40	-	ns	
	Dead Time 2 (Note 4)	LGATE 1/LGATE2 Falling to UGATE1/UGATE2 Rising	-	40	-	ns	
PROTE	CTION						
I <sub>OCSET1</sub> /	OCSET1/OCSET2 Current Source		180	200	220	μΑ	
	Over Voltage Protection	Measure on FB1/FB2	115	120	125	$%V_{REF}$	
	Under Voltage Protection	Measure on FB1/FB2	45	50	55	$%V_{REF}$	
	Over-Temperature Shutdown <sup>(Note 4)</sup>		-	150	-	°C	
	Over-Temperature Hysteresis (Note 4)		-	40	-	°C	

Note 4: Guarantee by design, not production test



# **Typical Operating Characteristics**



Switching Frequency (kHz) -40 -20 100 120 Junction Temperature

Switching Frequency vs. Junction

Temperature


#### Copyright © ANPEC Electronics Corp. Rev. A.3 - Oct., 2019



### **Operating Waveforms**


Refer to the typical application circuit. The test condition is  $V_{IN}$ =12V,  $T_A$ = 25°C unless otherwise specified.

#### Power On



CH1:  $V_{IN1}=V_{IN2}=V_{VCC}$ , 5V/Div CH2:  $V_{OUT1}$ , 2V/Div CH3:  $V_{OUT2}$ , 2V/Div Time: 2ms/Div

#### Power Off




 $\begin{array}{l} \text{CH1: } V_{\text{IN1}} = V_{\text{IN2}} = V_{\text{VCC}}, \ 5\text{V/Div} \\ \text{CH2: } V_{\text{OUT1}}, \ 2\text{V/Div} \\ \text{CH3: } V_{\text{OUT2}}, \ 2\text{V/Div} \\ \text{Time: } 5\text{ms/Div} \end{array}$ 

1 ► V<sub>SS</sub> 2 ► V<sub>OUT1</sub> 3 ► V<sub>OUT2</sub>

Enable

 $\begin{array}{l} \text{CH1: } \text{V}_{\text{SS}}, \text{5V/Div} \\ \text{CH2: } \text{V}_{\text{OUT1}}, \text{2V/Div} \\ \text{CH3: } \text{V}_{\text{OUT2}}, \text{2V/Div} \\ \text{Time: } 2\text{ms/Div} \end{array}$ 

#### Shutdown




 $\begin{array}{l} \text{CH1: } \text{V}_{\text{SS}}, \text{5V/Div} \\ \text{CH2: } \text{V}_{\text{OUT1}}, \text{2V/Div} \\ \text{CH3: } \text{V}_{\text{OUT2}}, \text{2V/Div} \\ \text{Time: } 10\text{ms/Div} \end{array}$ 

#### Copyright © ANPEC Electronics Corp. Rev. A.3 - Oct., 2019



### **Operating Waveforms (Cont.)**


Refer to the typical application circuit. The test condition is  $V_{IN}$ =12V,  $T_A$ = 25°C unless otherwise specified.



 $\begin{array}{l} \text{CH1: } V_{\text{IN}} = V_{\text{VCC}}, \ 10\text{V/Div} \\ \text{CH2: } V_{\text{OUT}}, \ 2\text{V/Div} \\ \text{CH3: } V_{\text{PHASE}}, \ 10\text{V/Div} \\ \text{CH4: } I_{\text{L}}, \ 10\text{A/Div} \\ \text{Time: } 50\mu\text{A/Div} \end{array}$ 

#### **Short-Circuit Protection**

#### **Over-Current Protection**




 $\begin{array}{l} \text{CH1: } \text{V}_{\text{IN}} = \text{V}_{\text{VCC}}, \ 10\text{V/Div} \\ \text{CH2: } \text{V}_{\text{OUT}}, \ 2\text{V/Div} \\ \text{CH3: } \text{V}_{\text{PHASE}}, \ 10\text{V/Div} \\ \text{CH4: } \text{I}_{\text{L}}, \ 10\text{A/Div} \\ \text{Time: } \ 10\text{ms/Div} \end{array}$ 

1.2 V<sub>LGATE</sub> V<sub>UGATE</sub> 3

UGATEFalling

 $\begin{array}{l} \text{CH1: } \text{V}_{\text{UGATE}}\text{, } 10\text{V/Div} \\ \text{CH2: } \text{V}_{\text{LGATE}}\text{, } 5\text{V/Div} \\ \text{CH3: } \text{V}_{\text{PHASE}}\text{, } 10\text{V/Div} \\ \text{Time: } 20\text{ns/Div} \end{array}$ 

#### **UGATE** Rising



 $\begin{array}{l} \text{CH1: } \text{V}_{\text{UGATE}}\text{, } 10\text{V/Div} \\ \text{CH2: } \text{V}_{\text{LGATE}}\text{, } 5\text{V/Div} \\ \text{CH3: } \text{V}_{\text{PHASE}}\text{, } 10\text{V/Div} \\ \text{Time: } 20\text{ns/Div} \end{array}$ 

Copyright © ANPEC Electronics Corp. Rev. A.3 - Oct., 2019

www.anpec.com.tw



### **Operating Waveforms (Cont.)**


Load Transient Response

Refer to the typical application circuit. The test condition is  $V_{IN}$ =12V,  $T_A$ = 25°C unless otherwise specified.

# V<sub>IN2</sub>=V<sub>VCC</sub>=12V, V<sub>OUT2</sub>=3.3V I<sub>OUT2</sub> slew rate=10A/μs V<sub>OUT2</sub> 1

CH1:  $V_{OUT2}$ , 200mV/Div CH2:  $I_{OUT2}$ , 5A/Div Time: 100 $\mu$ s/Div

#### Load Transient Response



 $\begin{array}{l} CH1: \, V_{OUT1}, \, 200mV/Div\\ CH2: \, I_{OUT1}, \, 5A/Div\\ Time: \, 100\mu s/Div \end{array}$ 

# **Pin Description**

PIN			
N	NO.		FUNCTION
SOP-20/ TSSOP-20	TSSOP-20P	NAME	
1	1	FB1	Feedback Input of Channel 1. The Buck converter senses feedback voltage via FB1 and regulates the FB1 voltage at 1.0V. Connecting FB1 with a resistor-divider from the output sets the output voltage of the Buck converter.
2	2	COMP1	Error Amplifier Output of Channel 1. It is used to compensate the regulation control loop. Refer to the section "Application Information" for details.
3	3	OCSET1	This pin is used to set the maximum inductor current of channel 1. Refer to the section in "Function Description" for detail.
4	4	GND	Signal Ground.
5	5	VCC	Power Supply Input. Connect a nominal 10V to 13.2V power supply voltage to this pin. A power-on-reset function monitors the input voltage at this pin. It is recommended that a decoupling capacitor (1 to $10 \mu$ F) should be connected to the GND for noise decoupling.
6	6	BOOT1	This pin provides the bootstrap voltage to the high-side gate driver for driving the N-channel MOSFET. An external capacitor from PHASE1 to BOOT1, an internal diode, and the power supply voltage VCC, generate the bootstrap voltage for the high-side gate driver (UGATE1).
7	7	UGATE1	High-Side Gate Driver Output of Channel 1. This pin is the gate driver for high-side MOSFET.
8	8	PHASE1	This pin is the return path for the high-side gate driver 1. Connect this pin to the high-side MOSFET source and connect a capacitor to BOOT1 for the bootstrap voltage. This pin is also used to monitor the voltage drop across the MOSFET for over-current protection.

Copyright  $\circledcirc$  ANPEC Electronics Corp. Rev. A.3 - Oct., 2019




# Pin Description (Cont.)

PIN						
N	0.		FUNCTION			
SOP-20/ TSSOP-20	TSSOP-20P	NAME				
9	9	LG ATE 1	Low-side Gate Driver Output of channel 1. This pin is connected to low-side MOSFET.			
10	10	PGND	Power Ground of the Low-Side Gate Drivers. Use a separate track to connect this pin to Source of the low-side MOSFET. The Source of the low-side MOSFET must be connected to system ground with very low impedance. Connecting this pin to the GND.			
11	11	NC	No Connection.			
12	12	LG ATE 2	Low-side Gate Driver Output of channel 2. This pin is the gate driver for low-side MOSFET.			
13	13	PHASE2	This pin is the return path for the high-side gate driver of channel 2. Connect this pin to the high-side MOSFET source and connect a capacitor to BOOT2 for the bootstrap voltage. This pin is also used to monitor the voltage drop across the MOSFET for over-current protection.			
14	14	UGATE2	High-side Gate Driver Output of Channel 2. This pin is connected to high-side MOSFET.			
15	15	BOOT2	This pin provides the bootstrap voltage to the high-side gate driver for driving the N-channel MOSFET. An external capacitor from PHASE2 to BOOT2, an internal diode, and the power supply voltage VCC, generate the bootstrap voltage for the high-side gate driver (UGATE2).			
16	16	OCSET2	This pin is used to set the maximum inductor current of channel 2. Refer to the section in "Function Description" for detail.			
17	17	COMP2	Error Amplifier Output of Channel 2. It is used to compensate the regulation control loop. Refer to the section "Application Information" for details.			
18	18	FB2	Feedback Input of Channel 2. The converter senses feedback voltage via FB2 and regulates the FB2 voltage at 1.0V. Connecting FB2 with a resistor-divider from the output sets the output voltage of the Buck converter.			
19	19	SS	Connect a capacitor to the GND and a $30\mu$ A current source charges this capacitor to set the soft-start time. The pin also integrates EN/Shutdown function. Pulling SS below 0.7V shuts down the IC.			
20	20	RT	This pin allows adjusting the switching frequency. Connect a resistor from RT to the ground to increase the switching frequency.			
-	21	Exposed Pad	Connect the pad to the system ground plane on PCBs. The PCB will be a heat sink of the IC.			




# **Typical Application Circuit**





### **Block Diagram**





### **Function Description**

#### VCC Power-On-Reset (POR)

The Power-On-Reset (POR) function of APW7159C continually monitors the voltage on VCC and OCSET1/ OCSET2 pin. When the voltage on VCC and OCSET1/ OCSET2 exceeds their rising POR threshold voltage respectively (9.5V and 1.6V typical), the POR function initiates soft-start operation. Where the voltage at OCSET1/ OCSET2 pin is equal to  $V_{IN1}/V_{IN2}$  minus a fixed voltage drop ( $V_{OCSET1}/V_{OCSET2} = V_{IN1}/V_{IN2} - V_{ROCSET1}/V_{ROCSET2}$ ). For operation with a single +12V power source,  $V_{IN1}/V_{IN2}$  and VCC are equivalent and the +12V power source must exceed the rising VCC threshold. With all input supplies above their POR thresholds, the device initiates a softstart interval.


#### Soft-Start

The SS pin controls the soft-start and enables/disables the controller. Connect a soft-start capacitor from SS pin to GND to set the soft-start interval. Figure1 shows the soft-start interval. When VCC reaches its Power-On-Reset threshold (9.5V typical), a soft-start current source,  $I_{ss}$  (30µA typical), starts to charge the capacitor. When the  $V_{ss}$  reaches the threshold about 1V, the internal 1.0V reference starts to rise and follows the  $V_{ss}$ ; the error amplifier output ( $V_{COMP}$ ) suddenly rises to 1.1V, which is the valley of the triangle wave of the oscillator, leads the  $V_{oUT1}/V_{OUT2}$  to start up.  $V_{oUT1}$  and  $V_{oUT2}$  have power on sequence issue,  $V_{oUT2}$  will start up after  $V_{ss}$  rise up to 1.4V. The soft-start time can be calculated as below:

$$T_{SOFT-START} = t_3 - t_1 = t_4 - t_2 = \frac{C_{SS}}{I_{SS}} \cdot 1V$$

#### Where

$$\begin{split} & C_{_{SS}} = \text{external capacitor connected at SS pin} \\ & I_{_{SS}} = \text{soft-start current, typical I}_{_{SS}} \text{ current is } 30 \mu\text{A} \\ & \text{The APW7159C does not have EN pin, pull SS low (SS} \\ & < 0.7 \text{V}) \text{ shut down the IC.} \end{split}$$



#### Soft-Off (5V<VCC<9V) (Note 5)

The APW7159C also integrates a soft-off circuitry. When the voltage on VCC falls below the falling threshold1 (8V typical), an internal current source, I<sub>SS</sub> (30µA typical), starts to discharge from SS. When the V<sub>VCC</sub> falls below the falling threshold2 (4.6V typical), the device is shutdown. The APW7159C will initiate a soft-start process until re-cycle power supply (9.5V typical).

Note 5: The mentioned soft-off function is patent pending by ANPEC

#### **Over-Temperature Protection (OTP)**

The over-temperature circuit limits the junction temperature of the APW7159C. When the junction temperature exceeds 150°C, a thermal sensor pulls UGTAE1/UGATE2 and LGATE1/LGATE2 low, allowing the devices to cool. The thermal sensor allows the converters to start a softstart process and to regulate the output voltage again after the junction temperature cools by 40°C. The OTP is designed with a 40°C hysteresis to lower the average Junction Temperature (T<sub>J</sub>) during continuous thermal overload conditions, increasing the lifetime of the device.

#### **Over-Current Protection**

The over-current function protects the switching converter against over-current or short-circuit conditions. The controller senses the inductor current by detecting the drainto-source voltage, which the product of the inductor's current and high side MOSFET on-resistance during it's onstate. This method enhances the converter's efficiency and reduces cost by eliminating a current sensing resistor required.



## Function Description (Cont.)

#### **Over-Current Protection (Cont.)**

A resistor ( $R_{OCSET1}/R_{OCSET2}$ ) connected between OCSET1/ OCSET2 pin and the drain of the upper MOSFET will determine the over-current limit. An internal current source will flow through this resistor, creating a voltage drop, which will be compared with the voltage across the upper MOSFET. When the voltage across the upper MOSFET exceeds the voltage drop across the  $R_{OCSET1}/R_{OCSET2}$ , the IC shuts off the entire gate drives. After a soft-start period delay, the APW7159C initiates a new soft-start process. After 3 times over-current events are counted continuously, all devices and gate drivers (UGATE1/UGATE2/LGATE1/ LGATE2) were shutdown. Both outputs of the PWM converter are latched to be floating. The threshold of the overcurrent limit is therefore given by :

$$I_{\text{LIMIT}} = \frac{I_{\text{OCSET}} \cdot R_{\text{OCSET}}}{R_{\text{DS}(\text{ON})}(\text{high} - \text{side})}$$

For the over-current is never occurred in the normal operating load range; the variation of all parameters in the above equation should be determined.

- The MOSFET's R<sub>DS(ON)</sub> is varied by temperature and gate to source voltage, the user should determine the maximum R<sub>DS(ON)</sub> in manufacturer's datasheet.

-The minimum  $I_{_{OCSET1}}/I_{_{OCSET2}}$  (typical 200µA) and minimum  $R_{_{OCSET1}}/R_{_{OCSET2}}$  should be used in the above equation.

-Note that the  $I_{\text{LIMIT}}$  is the current flow through the upper MOSFET;  $I_{\text{LIMIT}}$  must be greater than maximum output current add the half of inductor ripple current.

The over-current protection will shut down the device and discharge the C<sub>SS</sub> with a 30 $\mu$ A sink current. If the R<sub>OCSET1</sub>/R<sub>OCSET2</sub> is not connected or V<sub>OCSET1</sub>/V<sub>OCSET2</sub> is below 1.6V, the APW7159C will not initiate soft-start process and force device shutdown.

#### **Under-Voltage Protection**

The under-voltage function monitors the voltage on FB by Under-Voltage comparator to protect the PWM converter against short-circuit conditions. When the  $V_{FB}$  falls below the falling UVP threshold (50%  $V_{REF}$ ), a fault signal is internally generated and the device turns off high-side and low-side MOSFETs. The converter is shutdown and the output is latched to be floating.

#### **Over-Voltage Protection**

The over-voltage protection monitors the FB voltage to prevent the output from over-voltage. When the output voltage rises to 120% of the nominal output voltage, the APW7159C turns off all devices. The APW7159C will initiate a soft-start process until re-cycle power supply.

#### **Adaptive Shoot-Through Protection**

The gate driver incorporates adaptive shoot-through protection to high-side and low-side MOSFETs from conducting simultaneously and shorting the input supply. This is accomplished by ensuring the falling gate has turned off one MOSFET before the other is allowed to rise.

During turn-off of the low-side MOSFET, the LGATE1/ LGATE2 voltage is monitored until it reaches a 1.6V threshold, at which time the UGATE is released to rise after a constant delay. During turn-off of the high-side MOSFET, the UGATE1/UGATE2 to PHASE1/PHASE2 voltage is also monitored until it reaches a 1.6V threshold, at which time the LGATE1/LGATE2 is released to rise after a constant delay.

#### **Pre-Bias Power-On**

When the APW7159C initiates the soft-start, the output voltage will smoothly rising without discharged even the voltage is not zero.

#### **Switching Frequency**

The APW7159C provides the oscillator switching frequency adjustment. The device includes a 50kHz freerunning triangle wave oscillator. If operates in higher frequency than 50kHz, connect a resistor from RT pin to the ground to increase the switching frequency. Equation 1 and figure 2 shows the relationship between oscillation frequency and RT resistance.

$$F_{OSC}(kHz) = 50 + \frac{7550}{R_{T}(k\Omega)}$$



# Function Description (Cont.)

#### Switching Frequency (Cont.)




Figure 2. Oscillator Frequency vs. RT Resistance



### **Application Information**

#### **Output Voltage Selection**

The output voltage can be programmed with a resistive divider. Use 1% or better resistors for the resistive divider is recommended. The FB pin is the inverter input of the error amplifier, and the reference voltage is 1V. The output voltage is determined by:

$$V_{OUT} = 1 \times \left(1 + \frac{R_{OUT}}{R_{GND}}\right)$$

Where  $R_{out}$  is the resistor connected from  $V_{out}$  to FB and  $R_{GND}$  is the resistor connected from FB to the GND.

#### **Output Inductor Selection**

The inductor value determines the inductor ripple current and affects the load transient response. Higher inductor value reduces the inductor's ripple current and induces lower output ripple voltage. The ripple current and ripple voltage can be approximated by:

$$I_{RIPPLE} = \frac{V_{IN} - V_{OUT}}{F_S \times L} \times \frac{V_{OUT}}{V_{IN}}$$
$$\Delta V_{OUT} = I_{RIPPLE} \times ESR$$

where Fs is the switching frequency of the regulator.

Although increase of the inductor value and frequency reduces the ripple current and voltage, a tradeoff will exist between the inductor's ripple current and the regulator load transient response time.

A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current. Increasing the switching frequency ( $F_s$ ) also reduces the ripple current and voltage, but it will increase the switching loss of the MOSFET and the power dissipation of the converter. The maximum ripple current occurs at the maximum input voltage. A good starting point is to choose the ripple current to be approximately 30% of the maximum output current. Once the inductance value has been chosen, select an inductor is capable of carrying the required peak current without going into saturation. In some types of inductors, especially core that is made of ferrite, the ripple current will increase abruptly when it saturates. This will result in a larger output ripple voltage.

#### **Output Capacitor Selection**

Higher capacitor value and lower ESR reduce the output ripple and the load transient drop. Therefore, selecting high performance low ESR capacitors is intended for switching regulator applications. In some applications, multiple capacitors have to be parallelled to achieve the desired ESR value. A small decoupling capacitor in parallel for bypassing the noise is also recommended, and the voltage rating of the output capacitors also must be considered. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

#### Input Capacitor Selection

The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, select the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage. The RMS current of the bulk input capacitor is calculated as the following equation:

$$I_{\text{RMS}} = I_{\text{OUT}} \cdot \sqrt{D \cdot (1 - D)}$$

During power up, the input capacitors have to handle large amount of surge current. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer. For high frequency decoupling, a ceramic capacitor  $1\mu$ F can be connected between the drain of upper MOSFET and the source of lower MOSFET.

#### **MOSFET Selection**

The selection of the N-channel power MOSFETs are determined by the  $R_{DS(ON)}$ , reverse transfer capacitance  $(C_{RSS})$  and maximum output current requirement. There are two components of loss in the MOSFETs: conduction loss and transition loss. For the upper and lower MOSFET, the losses are approximately given by the following equations:

$$P_{UPPER} = I_{OUT}^{2} (1 + TC)(R_{DS(ON)})D + (0.5)(I_{OUT})(V_{IN})(t_{SW})F_{S}$$

$$P_{LOWER} = I_{OUT}^{2} (1 + TC)(R_{DS(ON)})(1-D)$$

Where  $I_{OUT}$  is the load current

TC is the temperature dependency of R<sub>DS(ON)</sub>

F<sub>s</sub> is the switching frequency

t<sub>sw</sub> is the switching interval

D is the duty cycle



### **Application Information (Cont.)**

#### **MOSFET Selection (Cont.)**


Note that both MOSFETs have conduction loss while the upper MOSFET includes an additional transition loss. The switching internal,  $t_{sw}$ , is the function of the reverse transfer capacitance  $C_{RSS}$ . The (1+TC) term is to factor in the temperature dependency of the  $R_{\scriptscriptstyle DS(ON)}$  and can be extracted from the "R<sub>DS(ON)</sub> vs Temperature" curve of the power MOSFET.

#### **PWM Compensation**

The output LC filter of a step down converter introduces a double pole, which contributes with -40dB/decade gain slope and 180 degrees phase shift in the control loop. A compensation network among COMP, FB, and Vour should be added. The compensation network is shown in Figure 6. The output LC filter consists of the output inductor and output capacitors. The transfer function of the LC filter is given by:


 $F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$ 


The  $F_{LC}$  is the double poles of the LC filter, and  $F_{ESR}$  is the zero introduced by the ESR of the output capacitor.



Copyright © ANPEC Electronics Corp. Rev. A.3 - Oct., 2019

The PWM modulator is shown in Figure 5. The input is the output of the error amplifier and the output is the PHASE node. The transfer function of the PWM modulator is given by:






The compensation network is shown in Figure 6. It provides a close loop transfer function with the highest zero crossover frequency and sufficient phase margin. The transfer function of error amplifier is given by:

$$GAIN_{AMP} = \frac{V_{COMP}}{V_{OUT}} = \frac{\frac{1}{sC1} / \left(R2 + \frac{1}{sC2}\right)}{R1 / \left(R3 + \frac{1}{sC3}\right)}$$
$$= \frac{R1 + R3}{R1 \times R3 \times C1} \times \frac{\left(s + \frac{1}{R2 \times C2}\right) \times \left(s + \frac{1}{(R1 + R3) \times C3}\right)}{s\left(s + \frac{C1 + C2}{R2 \times C1 \times C2}\right) \times \left(s + \frac{1}{R3 \times C3}\right)}$$

The poles and zeros of the transfer function are:





### Application Information (Cont.)

#### **PWM Compensation (Cont.)**

The closed loop gain of the converter can be written as:

 $\mathsf{GAIN}_{\mathsf{LC}}\mathsf{X}\,\mathsf{GAIN}_{\mathsf{PWM}}\mathsf{X}\,\mathsf{GAIN}_{\mathsf{AMP}}$ 

Figure 7. shows the asymptotic plot of the closed loop converter gain, and the following guidelines will help to design the compensation network. Using the below guidelines should give a compensation similars to the curve plotted. A stable closed loop has a -20dB/ decade slope and a phase margin greater than 45 degree.

- 1. Choose a value for R1, usually between 1K and 5K.
- 2. Select the desired zero crossover frequency

Use the following equation to calculate R2:

$$R2 = \frac{\Delta V_{OSC}}{V_{IN}} \times \frac{F_{O}}{F_{LC}} \times R1$$

3. Place the first zero  $\rm F_{Z1}$  before the output LC filter double pole frequency  $\rm F_{LC}.$ 

 $F_{71} = 0.75 \text{ X } F_{10}$ 

Calculate the C2 by the equation:

$$C2 = \frac{1}{2 \times \pi \times R2 \times F_{LC} \times 0.75}$$

4. Set the pole at the ESR zero frequency F<sub>ESR</sub>:

$$F_{P1} = F_{ESR}$$

Calculate the C1 by the equation:

$$C1 = \frac{C2}{2 \times \pi \times R2 \times C2 \times F_{ESR} - 1}$$

5. Set the second pole  $F_{P2}$  at the half of the switching frequency and also set the second zero  $F_{22}$  at the output LC filter double pole  $F_{LC}$ . The compensation gain should not exceed the error amplifier open loop gain, check the compensation gain at  $F_{P2}$  with the capabilities of the error amplifier.

$$F_{P2} = 0.5 \text{ X } F_{S}$$
$$F_{Z2} = F_{LC}$$

Combine the two equations will get the following component calculations:

$$GAIN_{LC} = \frac{1 + s \times ESR \times C_{OUT}}{s^2 \times L \times C_{OUT} + s \times ESR \times C_{OUT} + 1}$$

The poles and zero of this transfer functions are:




Figure 7. Converter Gain and Frequency

#### Layout Consideration

In any high switching frequency converter, a correct layout is important to ensure proper operation of the regulator. With power devices switching at 200kHz, the resulting current transient will cause voltage spike across the interconnecting impedance and parasitic circuit elements. As an example, consider the turn-off transition of the PWM MOSFET. Before turn-off, the MOSFET is carrying the full load current. During turn-off, current stops flowing in the MOSFET and is free-wheeling by the lower MOSFET and parasitic diode. Any parasitic inductance of the circuit generates a large voltage spike during the switching interval. In general, using short and wide printed circuit traces should minimize interconnecting impedances and the magnitude of voltage spike. And signal and power grounds are to be kept separating till combined using the ground plane construction or single point grounding. Figure 8. illustrates the layout, with bold lines



# **Application Information (Cont.)**

#### Layout Consideration (Cont.)

indicating high current paths; these traces must be short and wide. Components along the bold lines should be placed lose together. Below is a checklist for your layout:

- Keep the switching nodes (UGATE, LGATE, and PHASE) away from sensitive small signal nodes since these nodes are fast moving signals. Therefore, keep traces to these nodes as short as possible.
- The traces from the gate drivers to the MOSFETs (UGATE and LGATE) should be short and wide.
- Place the source of the high-side MOSFET and the drain of the low-side MOSFET as close as possible. Minimizing the impedance with wide layout plane between the two pads reduces the voltage bounce of the node.
- Decoupling capacitor, compensation component, the resistor dividers, and boot capacitors should be close their pins. (For example, place the decoupling ceramic capacitor near the drain of the high-side MOSFET as close as possible. The bulk capacitors are also placed near the drain).
- The input capacitor should be near the drain of the upper MOSFET; the output capacitor should be near the loads. The input capacitor GND should be close to the lower MOSFET GND.
- The drain of the MOSFETs (VIN and PHASE nodes) should be a large plane for heat sinking.
- The  $\mathrm{R}_{_{\mathrm{OCSET}}}$  resistance should be placed near the IC as close as possible.
- The decoupling capacitor for VCC should be placed near the VCC and GND.  $C_{BOOT}$  should be connected as close to the BOOT and PHASE pins as possible.





Figure 8. Layout Consideration



# Package Information

#### SOP-20



S	SOP-20						
S≻∑BO_	MILLIM	ETERS	INC	HES			
0 L	MIN.	MAX.	MIN.	MAX.			
А		2.65		0.104			
A1	0.10	0.30	0.004	0.012			
A2	2.05		0.081				
b	0.31	0.51	0.012	0.020			
с	0.20	0.33	0.008	0.013			
D	12.60	13.00	0.496	0.512			
Е	10.10	10.50	0.398	0.413			
E1	7.40	7.60	0.291	0.299			
е	1.27 BSC		0.05	0 BSC			
h	0.25	0.75	0.010	0.030			
L	0.40	1.27	0.016	0.050			
θ	0°	8°	0°	8°			

Note : 1. Follow from JEDEC MS-013 AC.


 Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.

3. Dimension "E" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.



## Package Information

TSSOP-20P



Ş	TSSOP-20P						
SY MBO	MILLIM	ETERS	INCHES				
L L	MIN.	MAX.	MIN.	MAX.			
Α		1.20		0.047			
A1	0.05	0.15	0.002	0.006			
A2	0.80	1.05	0.031	0.041			
b	0.19	0.30	0.007	0.012			
с	0.09	0.20	0.004	0.008			
D	6.40	6.60	0.252	0.260			
D1	3.00	4.50	0.118	0.177			
Е	6.20	6.40	0.244	0.260			
E1	4.30	4.50	0.169	0.177			
E2	2.50	3.50	0.098	0.138			
е	0.65 BSC		0.020	6 BSC			
L	0.45	0.75	0.018	0.030			
θ	0°	8°	0°	8°			

Note : 1. Follow JEDEC MO-153 ACT.


2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.

3. Dimension "E1" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.



# Package Information

TSSOP-20P



S Y		SOP-20			
M B	MILLI	METERS	INC	CHES	
O L	MIN.	MAX.	MIN.	MAX.	
А		1.20		0.047	
A1	0.05	0.15	0.002	0.006	
A2	0.80	1.05	0.031	0.041	
b	0.19	0.30	0.007	0.012	
с	0.09	0.20	0.004	0.008	
D	6.40	6.60	0.252	0.260	
E	6.20	6.60	0.244	0.260	
E1	4.30	4.50	0.169	0.177	
е	0.65 BSC		0.026 BSC		
L	0.45	0.75	0.018	0.030	
θ	0°	8°	0°	8°	
	aaa 0	0.10	0.	004	


Note : 1. Followed from JEDEC MO-153 AC.

Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.

3. Dimension "E1" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.



# **Carrier Tape & Reel Dimensions**



Application	А	Н	T1	С	d	D	W	E1	F
	330.0±2.00	50 MIN.	24.40+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	24.0±0.30	1.75±0.10	11.5±0.10
SOP-20	P0	P1	P2	D0	D1	Т	A0	B0	K0
	4.0±0.10	12.0±0.10	2.0±0.10	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	10.9±0.20	13.3±0.20	3.1±0.20
Application	Α	Н	T1	С	d	D	W	E1	F
	330.0±2.00	50 MIN.	16.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	16.0±0.30	1.75±0.10	7.50±0.10
TSSOP-20P	P0	P1	P2	D0	D1	Т	A0	B0	K0
	4.00±0.10	8.00±0.10	2.00±0.10	1.5+0.10 -0.00	1.5 MIN.	0.30±0.05	6.9±0.20	6.90±0.20	1.60±0.20
Application	Α	н	T1	С	d	D	w	E1	F
	330.0±2.00	50 MIN.	16.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	16.0±0.30	1.75±0.10	7.50±0.10
TSSOP-20	P0	P1	P2	D0	D1	Т	A0	B0	K0
	4.00±0.10	8.00±0.10	2.00±0.10	1.5+0.10 -0.00	1.5 MIN.	0.30±0.05	6.9±0.20	6.90±0.20	1.60±0.20

(mm)




### **Devices Per Unit**

Package Type	Unit	Quantity
SOP-20	Tape & Reel	1 000
TSSOP-20P	Tape & Reel	2000
TSSOP-20	Tape & Reel	2000


# **Taping Direction Information**

#### SOP-20



#### TSSOP-20P









### Taping Direction Information (Cont.)

TSSOP-20



# **Classification Profile**



Copyright © ANPEC Electronics Corp. Rev. A.3 - Oct., 2019 www.anpec.com.tw



### **Classification Reflow Profiles**

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly	
<b>Preheat &amp; Soak</b> Temperature min (T <sub>smin</sub> ) Temperature max (T <sub>smax</sub> ) Time (T <sub>smin</sub> to T <sub>smax</sub> ) (t <sub>s</sub> )	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds	
Average ramp-up rate (T <sub>smax</sub> to T <sub>P</sub> )	3 °C/second max.	3°C/second max.	
Liquidous temperature $(T_L)$ Time at liquidous $(t_L)$	183 °C 60-150 seconds	217 °C 60-150 seconds	
Peak package body Temperature (T <sub>p</sub> )*	See Classification Temp in table 1	See Classification Temp in table 2	
Time $(t_P)^{**}$ within 5°C of the specified classification temperature $(T_c)$	20** seconds	30** seconds	
Average ramp-down rate ( $T_p$ to $T_{smax}$ )	6 °C/second max.	6 °C/second max.	
Time 25°C to peak temperature	6 minutes max.	8 minutes max.	

\*\* Tolerance for time at peak profile temperature (t<sub>p</sub>) is defined as a supplier minimum and a user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> ³350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> 350-2000	Volume mm <sup>3</sup> >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

# **Reliability Test Program**

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ 125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
ТСТ	JESD-22, A104	500 Cycles, -65°C~150°C
HBM	MIL-STD-883-3015.7	VHBM≧2KV
MM	JESD-22, A115	VMM≧200V
Latch-Up	JESD 78	10ms, 1 <sub>tr</sub> ≧100mA



### **Customer Service**

#### Anpec Electronics Corp.

Head Office : No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel : 886-3-5642000 Fax : 886-3-5642050

Taipei Branch : 2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan Tel : 886-2-2910-3838 Fax : 886-2-2917-3838